Intel Unveils Future Energy-Saving Technology | eWeek

Intel Unveils Future Energy-Saving Technology

Verfasst von
Mark Hachman
Mark Hachman
Nov 4, 2003
2 minute read
eWeek Inhalte und Produktempfehlungen sind redaktionell unabhängig. Wir können Geld verdienen, wenn Sie auf Links zu unseren Partnern klicken. Mehr erfahren

Smaller is better, certainly for notebook computers and their processors. However, the bane of low-power chips has been “current leakage,” a problem that drains away much of the energy-savings on smaller processors.

Intel Corp. engineers on Thursday will announce a “breakthrough” aimed at minimizing this current leakage at the International Workshop on Gate Insulator 2003 in Tokyo.

The new improvements will be introduced into Intels lines when it begins manufacturing microprocessors with a 45-nanometer process, sometime in 2007, according to company officials. At that time, the use of a high-dielectric-constant (or high-k) material will help prevent battery packs from draining their charge when not being used.

Intels announcement of a solution to the leakage problem follows rival Transmeta Corp.s recent demonstrations of low-power processors. Transmeta designed its Crusoe chips to minimize power. The company last month disclosed LongRun2, a technology to minimize leakage current that combines hardware, software and an improved manufacturing process. LongRun2 is due out in mid-2004 and will be used in the Efficeon family of processors, according to Kenn Durrance, a spokesman for Transmeta.

/zimages/2/28571.gifClick herefor more information on Transmetas recent introduction of its Efficeon processor and LongRun2 technology.

However, Intels researchers have been working on the problem of current leakage for the past fifteen years, according to Ken David, director of components manufacturing for Intel. “We believe what were reporting is a significant breakthrough,” he said.

The effects of leakage are apparent now, Intel researchers said, but will grow increasingly more important over time.

The problem, however, is fundamental to the transistor architecture of microprocessors, which incorporate sub-microscopic dielectric gates and plugs. As Intel manufactures chips on finer processes, the thickness of the gates shrink accordingly. Over time, more current can “leak” through the dielectric plug, David explained. At 90-nm, the next generation of chips, the gate dielectric will only be five atomic layers thick and will shrink even further over time.

Intels 2007 fix will be to replace the current gate insulation material, silicon dioxide, with an undisclosed “high-k” material. The new process will also require a new metal gate material to fabricate the other portions of the transistor. These will be laid out one atomic layer at a time, David said.

Discuss This in the eWEEK Forum

eWeek Logo

eWeek has the latest technology news and analysis, buying guides, and product reviews for IT professionals and technology buyers. The site's focus is on innovative solutions and covering in-depth technical content. eWeek stays on the cutting edge of technology news and IT trends through interviews and expert analysis. Gain insight from top innovators and thought leaders in the fields of IT, business, enterprise software, startups, and more.

Eigentum von TechnologyAdvice. © 2026 TechnologyAdvice. Alle Rechte vorbehalten

Werbetreibenden-Offenlegung: Einige der auf dieser Website erscheinenden Produkte stammen von Unternehmen, von denen TechnologyAdvice eine Vergütung erhält. Diese Vergütung kann beeinflussen, wie und wo Produkte auf dieser Website erscheinen, einschließlich beispielsweise der Reihenfolge, in der sie erscheinen. TechnologyAdvice schließt nicht alle Unternehmen oder alle auf dem Marktplatz verfügbaren Produkttypen ein.